

# Mechanized Program Verification on a Capability Machine in Presence of Untrusted Code

Aïna Linn Georges<sup>1</sup> Armaël Guéneau<sup>1</sup> Thomas Van Strydonck  
<sup>2</sup> Amin Timany<sup>1</sup> Alix Trieu<sup>1</sup> Sander Huyghebaert<sup>3</sup>  
Dominique Devriese<sup>3</sup> Lars Birkedal<sup>1</sup>

<sup>1</sup> Aarhus University

<sup>2</sup>KU Leuven

<sup>3</sup>Vrije Universiteit Brussel

November 30, 2020

# Overview

## Capability Machines

### A Simple Example

### A Program Logic for Capability Machines

### The Logical Relation

### Proving an Example Specification


Iris is a concurrent separation logic framework.

- ▶ Separation logic constructs:  $*$ ,  $\text{---}*$ ,  $\{P\}$  e  $\{Q\}$
- ▶ Two modalities:  $\triangleright$ ,  $\square$
- ▶ Invariants:  $\boxed{P}$
- ▶ Resource algebras:  $\mapsto, \dots$

# Capability Machines

# Machine Capabilities

*An unforgeable token of authority*



- ▶ Permission: ro, rx, rw, rwx, e, o
- ▶ Bounds of authority:  $[b, e)$
- ▶ Current address:  $a$
  
- ▶ Load and Store instructions dynamically check that the address is within bounds, and that the permission permits the action
- ▶ If all conditions are met, the instruction succeeds and executes
- ▶ Otherwise, the instruction **fails**

# Capability Machine Language

$$(reg, mem) \rightarrow (reg', mem')$$

$$([pc := (rx, b, e, a)]reg, [a := i]mem) \rightarrow ([pc := (rx, b, e, a+1)]reg', mem')$$

$\rho \in \mathbb{Z} + \text{RegName}$   
 $i ::= \text{jmp } r \mid \text{jnz } r \ r \mid \text{move } r \ \rho \mid$   
 $\text{load } r \ r \mid \text{store } r \ \rho \mid \text{add } r \ \rho \ \rho \mid \text{sub } r \ \rho \ \rho \mid$   
 $\text{lt } r \ \rho \ \rho \mid \text{lea } r \ \rho \mid \text{restrict } r \ \rho \mid$   
 $\text{subseg } r \ \rho \ \rho \mid \text{isptr } r \ r \mid \text{getp } r \ r \mid$   
 $\text{getb } r \ r \mid \text{gete } r \ r \mid \text{geta } r \ r \mid \text{fail} \mid \text{halt}$

## A Simple Example

# Passing a ro Capability to Unknown Code

```
prog = let x = alloc 1 in
        let y = restrict x ro in
        unknown_code(y);
        assert (!x = 1);
        halt()
```

*if ([pc := (rx, a<sub>1</sub>, a<sub>n</sub>, a<sub>1</sub>)]reg,[a<sub>1</sub> – a<sub>n</sub> := prog]mem) →\* (reg', mem')*  
*then mem'(a<sub>flag</sub>) = 0*

The assertion will depend on two properties:

1. capability pattern property of ro
2. local state encapsulation

# Passing a ro Capability to Unknown Code

```
prog = let x = alloc 1 in  
        let y = restrict x ro in  
        unknown_code(y);  
        assert (!x = 1);  
        halt()
```

*if ([pc := (rx, a<sub>1</sub>, a<sub>n</sub>, a<sub>1</sub>)]reg,[a<sub>1</sub> – a<sub>n</sub> := prog]mem) →\* (reg', mem')  
then mem'(a<sub>flag</sub>) = 0*

The assertion will depend on two properties:

1. capability pattern property of ro
2. local state encapsulation

# Proving Such a Specification

The outline of our methodology:

1. A program logic to describe such a spec, and step through the known part of the code
  - Adequacy of the logic
2. A logical relation defining a notion of capability safety for reasoning about the execution of unknown code
  - Fundamental theorem of logical relations

All in the Iris framework.

# A Program Logic for Capability Machines

# Resources

$$\begin{array}{ll} \textit{Registers} & r \Rightarrow w \\ \textit{Memory} & a \mapsto w \end{array}$$

What should a Hoare triple look like?

$$decode(w) = instr \rightarrow$$

$$\{ \text{ pc} \Rightarrow (p, b, e, a) * a \mapsto w * \dots \}$$

...

$$\{ \dots \}$$

# An Atomic Instruction

Executing a single instruction

$decode(w) = instr \rightarrow$

$\text{ValidPC}(p, b, e, a) \rightarrow$

$\{ \text{pc} \Rightarrow (p, b, e, a) * a \mapsto w * \dots \}$

**SingleStep**

$\{ \text{pc} \Rightarrow (p, b, e, a + 1) * a \mapsto w * \dots \}$

# A Full Program

Executing a sequence of instructions

map decode  $l = prog \rightarrow$

ValidPCRRange( $p, b, e, -$ )( $a_1, a_n$ )  $\rightarrow$

{ pc  $\mapsto (p, b, e, a_1) * [a_1 - a_n] \mapsto l * \dots$  }

**Repeat SingleStep**

{ pc  $\mapsto (p, b, e, a_n) * [a_1 - a_n] \mapsto l * \dots$  }

Repeat SingleStep  $\rightarrow$  Repeat Done Standby  $\rightarrow \dots$   
 $\rightarrow$  Repeat Done Halted  $\rightarrow$  Done Halted

# A Full Program

Executing a sequence of instructions

map decode  $l = prog \rightarrow$

ValidPCRRange( $p, b, e, -$ )( $a_1, a_n$ )  $\rightarrow$

{ pc  $\mapsto (p, b, e, a_1) * [a_1 - a_n] \mapsto l * \dots$  }

Repeat SingleStep

{ pc  $\mapsto (p, b, e, a_n) * [a_1 - a_n] \mapsto l * \dots$  }

Repeat SingleStep  $\rightarrow$  Repeat Done Standby  $\rightarrow \dots$

$\rightarrow$  Repeat Done Halted  $\rightarrow$  Done Halted

# A Program Fragment (or Macro)

Executing a macro, or a sequence of instructions within a program

map decode  $l = prog \rightarrow$   
ValidPCRRange( $p, b, e, -)(a_1, a_n) \rightarrow$

{ pc  $\Rightarrow (p, b, e, a_1) * [a_1 - a_n] \mapsto l * \dots *$   
 $\triangleright (pc \Rightarrow (p, b, e, a_n) * [a_1 - a_n] \mapsto l * \dots -* \Phi) \}$

Repeat SingleStep

{  $\Phi$  }

# Some Syntactic Sugar

A single instruction:

$$\langle w_0; P \rangle \rightarrow \langle w_1; Q \rangle \triangleq \text{pc} \Downarrow w_0 * P \xrightarrow{\text{wp}} \text{SingleStep } \{ \text{pc} \Downarrow w_1 * Q \}$$

A full program:

$$\{ w; P \} \rightsquigarrow \bullet \triangleq \text{pc} \Downarrow w * P \xrightarrow{\text{wp}} \text{Repeat SingleStep } \{ \text{True} \}$$

A program fragment:

$$\{ w_0; P \} \rightsquigarrow \{ w_1; Q \} \triangleq \{ w_0; P * \{ w_1; Q \} \rightsquigarrow \bullet \} \rightsquigarrow \bullet$$

# The Logical Relation

We want to reason about unknown code. We need to define what it means for arbitrary code to *behave well*.

A capability machine program *behaves well* if it does not violate capability safety.

The logical relation defines a contract that well behaved capability machine programs must follow. We use this contract as the interface between known secure code, and unknown arbitrary code, when reasoning about the full program.

# The Logical Relation

## ► Expression relation

- The execution does not get stuck: validity of the registers is sufficient for executing the program
- All declared invariants hold at every step of execution

## ► Value relation

$$\boxed{\mathcal{E}(w)} \triangleq \forall reg, \left\{ w; *_{(r,v) \in reg, r \neq pc} r \mapsto v * \mathcal{V}(v) \right\} \rightsquigarrow *$$

$$\boxed{\mathcal{V}(w)} \begin{cases} \mathcal{V}(z) & \triangleq \text{True} \\ \mathcal{V}(e, b, e, a) & \triangleq \triangleright \square \mathcal{E}(rx, b, e, a) \\ \mathcal{V}(ro/rx, b, e, -) & \triangleq *_{a \in [b,e]} \exists P, \boxed{\exists w, a \mapsto w * P(w)} * \\ & \quad \triangleright \square \forall w, P(w) \longrightarrow \mathcal{V}(w) \\ \mathcal{V}(rw/rwx, b, e, -) & \triangleq *_{a \in [b,e]} \boxed{\exists w, a \mapsto w * \mathcal{V}(w)} \end{cases}$$

# The Fundamental Theorem of the Logical Relation

$$\boxed{\mathcal{E}(w)} \triangleq \forall reg, \left\{ w; \mathbb{M}_{(r,v) \in reg, r \neq pc} r \mapsto v * \mathcal{V}(v) \right\} \rightsquigarrow \bullet$$

$$\boxed{\mathcal{V}(w)} \begin{cases} \mathcal{V}(z) & \triangleq \text{True} \\ \mathcal{V}(e, b, e, a) & \triangleq \triangleright \square \mathcal{E}(rx, b, e, a) \\ \mathcal{V}(ro/rx, b, e, -) & \triangleq \mathbb{M}_{a \in [b,e]} \exists P, \boxed{\exists w, a \mapsto w * P(w)} * \\ & \quad \triangleright \square \forall w, P(w) \longrightarrow \mathcal{V}(w) \\ \mathcal{V}(rw/rwx, b, e, -) & \triangleq \mathbb{M}_{a \in [b,e]} \boxed{\exists w, a \mapsto w * \mathcal{V}(w)} \end{cases}$$

## Theorem (FTLR)

Let  $p \in \text{Perm}$ ,  $b, e, a \in \text{Addr}$ . If  $\mathcal{V}(p, b, e, a)$ , then  $\mathcal{E}(p, b, e, a)$ .

# Proving an Example Specification


# The Assembly Code of our Example Program

```
g1: malloc fm 1
    move renv r1
    move r7 r1
    store renv 1
    restrict r7 (encodePerm(r0))
    call fm ... radv [renv] [r7] ; where ... is the offset to
    restore_locals r2 [renv] ←
    load r_t0 renv
    assert fa r0 1
    halt

gn:
```

1. Define a memory layout for the specification of  $g$
2. Define and prove specifications for the macros: `malloc`, `call`, `restore_locals`, `assert`


# Memory Layout for the Specification of $g$



- ▶ Specifications for `malloc`, `call`, `restore_locals` and `assert` will assert locally compatible layouts
- ▶ For instance: the specification for `malloc` asserts full ownership over the addresses it may hand out

# A Heap Based Calling Convention

1. Dynamically allocates heap space to store the activation record
2. Dynamically allocates heap space to store the current local state
3. Sets up the continuation, and stores the continuation and the capability to the local state into the activation record
4. Clears all registers except parameters and an E capability pointing to the activation record
5. Jumps to the call destination



The calling convention enforces local state encapsulation only if `malloc` is correct!

# The Full Specification

$$\vdash \left\{ \begin{array}{l} \boxed{inv_{malloc}}, \boxed{inv_{envTable}}, \boxed{aflag \mapsto 0} \\ \\ \begin{array}{c} *_{(r,v) \in reg, r \notin \{pc, r_{adv}\}} r \Rightarrow v \\ * r_{adv} \Rightarrow w_{adv} \\ * \mathcal{V}(w_{adv}) \\ * [g_1, g_n] \mapsto g_{instrs} \end{array} \end{array} \right\} \rightsquigarrow \bullet$$

By adequacy of weakest preconditions, if we can prove the above specification, we can prove that  $a_{flag}$  points to 0 at every step of execution. In other words, the assertion will not fail.

# The Full Specification

→ **g<sub>1</sub>:** `malloc fm 1`  
    `move renv r1`  
    `move r7 r1`  
    `store renv 1`  
    `restrict r7 (encodePerm(r0))`  
    `call fm ... radv [renv] [r7] ;; where ... is the offset to next instruction`  
    `restore_locals r2 [renv]`  
    `load r-t0 renv`  
    `assert fa r0 1`  
    `halt`

**g<sub>n</sub>:**

$inv_{malloc}$ ,  $inv_{envTable}$ ,  $aflag \mapsto 0$

$$\vdash \left\{ \begin{array}{l} *_{(r,v) \in reg, r \notin \{pc, r_{adv}\}} r \mapsto v \\ * r_{adv} \mapsto w_{adv} \\ * \mathcal{V}(w_{adv}) \\ * [g_1, g_n] \mapsto g_{instrs} \end{array} \right\} \rightsquigarrow \bullet$$

# The Full Specification

```
g1: malloc fm 1
      move renv r1
      move r7 r1
      store renv 1
      restrict r7 (encodePerm(r0))
      call fm ... radv [renv] [r7] ;; where ... is the offset to next instruction
      restore_locals r2 [renv]
      load r-t0 renv
      assert fa r0 1
      halt
```

gn:

$inv_{malloc}$ ,  $inv_{envTable}$ ,  $aflag \mapsto 0$

$$\vdash \left\{ \begin{array}{l} *_{(r,v) \in reg, r \notin \{pc, r_{adv}, r_1\}} r \Rightarrow v \\ * r_{adv} \Rightarrow w_{adv} \\ * \mathcal{V}(w_{adv}) \\ (p, g_1, g_n, g_2); \quad * [g_1, g_n] \mapsto g_{instrs} \\ * r_1 \mapsto (\text{rwx}, b, b+1, b) \\ * b \mapsto 0 \end{array} \right\} \rightsquigarrow \bullet$$

# The Full Specification

```
g1: malloc fm 1
    move renv r1
    move r7 r1
    store renv 1
    restrict r7 (encodePerm(r0))
    call fm ... radv [renv] [r7] ;; where ... is the offset to next instruction
    restore_locals r2 [renv]
    load r_t0 renv
    assert fa r0 1
    halt

gn:
```

$inv_{malloc}$ ,  $inv_{envTable}$ ,  $aflag \mapsto 0$

$$\vdash \left\{ \begin{array}{l} \star_{(r,v) \in reg, r \notin \{pc, r_{adv}, r_1, r_{env}\}} r \Rightarrow v \\ * r_{adv} \Rightarrow w_{adv} \\ * \mathcal{V}(w_{adv}) \\ * (p, g_1, g_n, g_3); \quad * [g_1, g_n] \mapsto g_{instrs} \\ * r_1, r_{env} \Rightarrow (rwx, b, b+1, b) \\ * b \mapsto 0 \end{array} \right\} \rightsquigarrow \bullet$$

# The Full Specification

```
g1: malloc fm 1
    move renv r1
    move r7 r1
    store renv 1
    restrict r7 (encodePerm(r0))
    call fm ... radv [renv] [r7] ;; where ... is the offset to next instruction
    restore_locals r2 [renv]
    load r_t0 renv
    assert fa r0 1
    halt

gn:
```

$inv_{malloc}$ ,  $inv_{envTable}$ ,  $aflag \mapsto 0$

$$\vdash \left\{ (p, g_1, g_n, g_4); \begin{array}{l} *_{(r,v) \in reg, r \notin \{pc, r_{adv}, r_1, r_{env}, r_7\}} r \Rightarrow v \\ * r_{adv} \Rightarrow w_{adv} \\ * \mathcal{V}(w_{adv}) \\ * [g_1, g_n] \mapsto g_{instrs} \\ * r_1, r_{env} \Rightarrow (\text{rwx}, b, b+1, b) \\ * b \mapsto 0 \\ * r_7 \Rightarrow (\text{rwx}, b, b+1, b) \end{array} \right\} \rightsquigarrow \bullet$$

# The Full Specification

```
g1: malloc fm 1
    move renv r1
    move r7 r1
    store renv 1
    restrict r7 (encodePerm(r0))
    call fm ... radv [renv] [r7] ;; where ... is the offset to next instruction
    restore_locals r2 [renv]
    load r_t0 renv
    assert fa r0 1
    halt

gn:
```

$inv_{malloc}$ ,  $inv_{envTable}$ ,  $aflag \mapsto 0$

$$\vdash \left\{ (p, g_1, g_n, g_5); \begin{array}{l} *_{(r,v) \in reg, r \notin \{pc, r_{adv}, r_1, r_{env}, r_7\}} r \Rightarrow v \\ * r_{adv} \Rightarrow w_{adv} \\ * \mathcal{V}(w_{adv}) \\ * [g_1, g_n] \mapsto g_{instrs} \\ * r_1, r_{env} \Rightarrow (\text{rwx}, b, b+1, b) \\ * b \mapsto 1 \\ * r_7 \Rightarrow (\text{rwx}, b, b+1, b) \end{array} \right\} \rightsquigarrow \bullet$$

# The Full Specification

```
g1: malloc fm 1
    move renv r1
    move r7 r1
    store renv 1
    restrict r7 (encodePerm(ro))
→ call fm → radv [renv] [r7] ;; where ... is the offset to next instruction
    restore_locals r2 [renv]
    load r_t0 renv
    assert fa r0 1
    halt

gn:
```

$inv_{malloc}$ ,  $inv_{envTable}$ ,  $aflag \mapsto 0$

$$\vdash \left\{ \begin{array}{l} \star_{(r,v) \in reg, r \notin \{pc, r_{adv}, r_1, r_{env}, r_7\}} r \Rightarrow v \\ * r_{adv} \Rightarrow w_{adv} \\ * \mathcal{V}(w_{adv}) \\ * [g_1, g_n] \mapsto g_{instrs} \\ * r_1, r_{env} \Rightarrow (rwx, b, b+1, b) \\ * b \mapsto 1 \\ * r_7 \Rightarrow (ro, b, b+1, b) \end{array} \right\} \rightsquigarrow \bullet$$

# The Full Specification

```
g1: malloc fm 1
    move renv r1
    move r7 r1
    store renv 1
    restrict r7 (encodePerm(r0))
    call fm ... radv [renv] [r7] ;; where ... is the offset to next instruction
    restore_locals r2 [renv]
    load rt0 renv
    assert fa r0 1
    halt

gn:
```



$inv_{malloc}$ ,  $inv_{envTable}$ ,  $a_{flag} \mapsto 0$ ,  $a[g_1, g_n) \mapsto g_{instrs}$

$act * a_I \mapsto (\text{rwx}, b, b + 1, b)$

$\vdash \left\{ \begin{array}{l} *_{(r,v) \in reg, r \notin \{pc, r_7, r_0\}} r \Rightarrow 0 \\ * \mathcal{V}(w_{adv}) \\ * b \mapsto 1 \\ * r_7 \Rightarrow (ro, b, b + 1, b) \\ * r_0 \Rightarrow (e, act_1, act_m, act_1) \end{array} \right\} \rightsquigarrow \bullet$

# The Full Specification

```
g1: malloc fm 1
    move renv r1
    move r7 r1
    store renv 1
    restrict r7 (encodePerm(r0))
    call fm ... radv [renv] [r7] ;; where ... is the offset to next instruction
    restore_locals r2 [renv]
    load r_t0 renv
    assert fa r0 1
    halt
→ gn:
```

$inv_{malloc}$ ,  $inv_{envTable}$ ,  $a_{flag} \mapsto 0$ ,  $a[g_1, g_n) \mapsto g_{instrs}$

$act * a_I \mapsto (\text{rwx}, b, b + 1, b)$ ,  $\exists w, b \mapsto w * \lceil w = 1 \rceil$

$\vdash \left\{ \begin{array}{l} *_{(r,v) \in reg, r \notin \{pc, r_7, r_0\}} r \mapsto 0 \\ * \mathcal{V}(w_{adv}) \\ w_{adv}; * r_7 \mapsto (r_0, b, b + 1, b) \\ * r_0 \mapsto (e, act_1, act_m, act_1) \end{array} \right\} \rightsquigarrow \bullet$

# The Full Specification

```
g1: malloc fm 1
    move renv r1
    move r7 r1
    store renv 1
    restrict r7 (encodePerm(r0))
    call fm ... radv [renv] [r7] ;; where ... is the offset to next instruction
    restore_locals r2 [renv]
    load rt0 renv
    assert fa r0 1
    halt

gn:
```



$inv_{malloc}$ ,  $inv_{envTable}$ ,  $a_{flag} \mapsto 0$ ,  $a[g_1, g_n) \mapsto g_{instrs}$

$act * a_I \mapsto (\text{rwx}, b, b + 1, b)$ ,  $\exists w, b \mapsto w * \lceil w = 1 \rceil$

$\vdash \left\{ \begin{array}{l} *_{(r,v) \in reg, r \notin \{pc, r_7, r_0\}} r \mapsto 0 \\ * \mathcal{V}(w_{adv}) \\ * r_7 \mapsto (ro, b, b + 1, b) \\ * r_0 \mapsto (e, act_1, act_m, act_1) \\ * \mathcal{E}(w_{adv}) \end{array} \right\} \rightsquigarrow *$

# The Full Specification

```
g1: malloc fm 1
    move renv r1
    move r7 r1
    store renv 1
    restrict r7 (encodePerm(ro))
    call fm ... radv [renv] [r7] ;; where ... is the offset to next instruction
    restore_locals r2 [renv]
    load r_t0 renv
    assert fa r0 1
    halt

gn:
```



$inv_{malloc}$ ,  $inv_{envTable}$ ,  $aflag \mapsto 0$ ,  $a[g_1, g_n] \mapsto g_{instrs}$

$act * a_l \mapsto (\text{rwx}, b, b + 1, b)$ ,  $\exists w, b \mapsto w * \lceil w = 1 \rceil$

$\vdash \left\{ \begin{array}{l} *_{(r,v) \in reg, r \notin \{pc, r_7, r_0\}} r \Rightarrow 0 \\ * \mathcal{V}(w_{adv}) \\ * r_7 \Rightarrow (ro, b, b + 1, b) \\ * r_0 \Rightarrow (e, act_1, act_m, act_1) \\ * \forall reg, \left\{ w_{adv}; *_{(r,v) \in reg, r \neq pc} r \Rightarrow v * \mathcal{V}(v) \right\} \rightsquigarrow \bullet \end{array} \right\} \rightsquigarrow \bullet$

# The Full Specification

```
g1: malloc fm 1
    move renv r1
    move r7 r1
    store renv 1
    restrict r7 (encodePerm(r0))
    call fm ... radv [renv] [r7] ;; where ... is the offset to next instruction
    restore_locals r2 [renv]
    load r-t0 renv
    assert fa r0 1
    halt
→ gn:
```

$inv_{malloc}$ ,  $inv_{envTable}$ ,  $aflag \mapsto 0$ ,  $a[g_1, g_n) \mapsto g_{instrs}$

$act * a_I \mapsto (rwx, b, b + 1, b)$ ,  $\exists w, b \mapsto w * \lceil w = 1 \rceil$

$$\vdash \left\{ \begin{array}{l} *_{(r,v) \in reg', r \notin \{pc, r_{env}\}} r \Rightarrow v \\ (p, g_1, g_n, g_8); * \mathcal{V}(w_{adv}) \\ * r_{env} \Rightarrow (rwx, b, b + 1, b) \end{array} \right\} \rightsquigarrow *$$

# The Full Specification

```
g1: malloc fm 1
    move renv r1
    move r7 r1
    store renv 1
    restrict r7 (encodePerm(r0))
    call fm ... radv [renv] [r7] ;; where ... is the offset to next instruction
    restore_locals r2 [renv]
    load r-t0 renv
    assert fa r0 1
    halt
→ gn:
```

$inv_{malloc}$ ,  $inv_{envTable}$ ,  $aflag \mapsto 0$ ,  $a[g_1, g_n) \mapsto g_{instrs}$

$act * a_I \mapsto (\text{rwx}, b, b + 1, b)$ ,  $\exists w, b \mapsto w * \lceil w = 1 \rceil$

$$\vdash \left\{ \begin{array}{l} *_{(r,v) \in reg', r \notin \{pc, r_{env}, r_0\}} r \Rightarrow v \\ * \mathcal{V}(w_{adv}) \\ * r_{env} \Rightarrow (\text{rwx}, b, b + 1, b) \\ * r_0 \Rightarrow w * \lceil w = 1 \rceil \end{array} \right\} \rightsquigarrow \bullet$$

# The Full Specification

```
g1: malloc fm 1
    move renv r1
    move r7 r1
    store renv 1
    restrict r7 (encodePerm(r0))
    call fm ... radv [renv] [r7] ;; where ... is the offset to next instruction
    restore_locals r2 [renv]
    load r_t0 renv
    assert fa r0 1
    halt
→ gn:
```

$inv_{malloc}$ ,  $inv_{envTable}$ ,  $a_{flag} \mapsto 0$ ,  $a[g_1, g_n] \mapsto g_{instrs}$

$act * a_I \mapsto (rwx, b, b + 1, b)$ ,  $\exists w, b \mapsto w * \lceil w = 1 \rceil$

$$\vdash \left\{ \begin{array}{l} (p, g_1, g_n, g_{10}); \quad * \mathcal{V}(w_{adv}) \\ * r_{env} \Rightarrow (rwx, b, b + 1, b) \\ * r_0 \Rightarrow w * \lceil w = 1 \rceil \end{array} \right\} \rightsquigarrow \bullet$$

# Key Takeaways from the Proof

- ▶ We relied on the local state encapsulation of  $(\text{rwx}, b, b + 1, b)$
- ▶ We used the definition of  $\mathcal{V}$  for ro capabilities to allocate an invariant which let us successfully step through the assertion
- ▶ We used the FTLR to step through the unknown code pointed to by  $w_{adv}$
- ▶ Last step; apply adequacy of weakest precondition to finally show the lemma we started out with
  - Mostly straightforward, with the exception of establishing  $\mathcal{V}(w_{adv})!$  We do this by restricting the arbitrary words  $w_{adv}$  point to to be *integers only* (a bit like only considering a closed program)

What did I not cover in this presentation? A stack! [1]

- ▶ well bracketed control flow
- ▶ A more sophisticated machine, and calling convention

**Robust and Compositional Verification of Object Capability Patterns** (David Swasey, Deepak Garg, Derek Dreyer) [2]

- [1] A. L. Georges, A. Guéneau, T. Van Strydonck, A. Timany, A. Trieu, S. Huyghebaert, D. Devriese, and L. Birkedal, "Efficient and Provable Local Capability Revocation using Uninitialized Capabilities," in *POPL*, 2021. [Online]. Available: <https://iris-project.org/pdfs/2021-popl-ucaps-final.pdf>.
- [2] D. Swasey, D. Garg, and D. Dreyer, "Robust and Compositional Verification of Object Capability Patterns," in *OOPSLA*, ACM, 2017. [Online]. Available: <https://people.mpi-sws.org/~swasey/papers/ocpl/ocpl-20170418.pdf> (visited on 09/21/2017).